Thông tin tài liệu

Thông tin siêu dữ liệu biểu ghi
Trường DC Giá trịNgôn ngữ
dc.contributor.authorNina, Herrmann-
dc.contributor.authorHerbert, Kuchen-
dc.date.accessioned2023-04-24T02:21:09Z-
dc.date.available2023-04-24T02:21:09Z-
dc.date.issued2023-
dc.identifier.urihttps://link.springer.com/article/10.1007/s10766-022-00742-5-
dc.identifier.urihttps://dlib.phenikaa-uni.edu.vn/handle/PNK/8240-
dc.descriptionCC bYvi
dc.description.abstractContemporary HPC hardware typically provides several levels of parallelism, e.g. multiple nodes, each having multiple cores (possibly with vectorization) and accelerators. Efficiently programming such systems usually requires skills in combining several low-level frameworks such as MPI, OpenMP, and CUDA. This overburdens programmers without substantial parallel programming skills. One way to overcome this problem and to abstract from details of parallel programming is to use algorithmic skeletons. In the present paper, we evaluate the multi-node, multi-CPU and multi-GPU implementation of the most essential skeletons Map, Reduce, and Zip. Our main contribution is a discussion of the efficiency of using multiple parallelization levels and the consideration of which fine-tune settings should be offered to the user.vi
dc.language.isoenvi
dc.publisherSpringervi
dc.subjectContemporary HPC hardwarevi
dc.subjectOpenMPvi
dc.titleDistributed Calculations with Algorithmic Skeletons for Heterogeneous Computing Environmentsvi
dc.typeBookvi
Bộ sưu tập
OER - Công nghệ thông tin

Danh sách tệp tin đính kèm: