Item Infomation
Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Agustín, Navarro-Torres | - |
| dc.contributor.author | Jesús, Alastruey-Benedé | - |
| dc.contributor.author | Pablo, Ibáñez | - |
| dc.date.accessioned | 2023-04-25T02:05:30Z | - |
| dc.date.available | 2023-04-25T02:05:30Z | - |
| dc.date.issued | 2023 | - |
| dc.identifier.uri | https://link.springer.com/article/10.1007/s11227-023-05070-0 | - |
| dc.identifier.uri | https://dlib.phenikaa-uni.edu.vn/handle/PNK/8256 | - |
| dc.description | CC BY | vi |
| dc.description.abstract | The management of shared resources in multicore processors is an open problem due to the continuous evolution of these systems. The trend toward increasing the number of cores and organizing them in clusters sets out new challenges not considered in previous works. In this paper, we characterize the use of the shared cache and memory bandwidth of an AMD Rome processor executing multiprogrammed workloads and propose several mechanisms that control the use of these resources to improve the system performance and fairness. Our control mechanisms require no hardware or operating system modifications. We evaluate Balancer on a real system running SPEC CPU2006 and CPU2017 applications. Balancer tuned for performance shows an average increase of 7.1% in system performance and an unfairness reduction of 18.6% with respect to a system without any control mechanism. | vi |
| dc.language.iso | en | vi |
| dc.publisher | Springer | vi |
| dc.subject | AMD Rome processor | vi |
| dc.subject | BALANCER | vi |
| dc.title | BALANCER: bandwidth allocation and cache partitioning for multicore processors | vi |
| dc.type | Book | vi |
| Appears in Collections | OER - Công nghệ thông tin | |
Files in This Item:
